Abstract-A new charge pump circuit with consideration of gateoxide reliability is designed with two pumping branches in this paper. The charge transfer switches in the new proposed circuit can be completely turned on and turned off, so its pumping efficiency is higher than that of the traditional designs. Moreover, the maximum gate-source and gate-drain voltages of all devices in the proposed charge pump circuit do not exceed the normal oper- 
I. INTRODUCTION
C HARGE pump circuits have been often used to generate dc voltages those are higher than the normal power supply voltage (VDD) or lower than the ground voltage (GND) of the chip. Charge pump circuits are usually applied to the nonvolatile memories, such as EEPROM or flash memories, to write or to erase the floating-gate devices [1] - [4] . In addition, charge pump circuits had been used in some low-voltage designs to improve the circuit performance [5] , [6] . The four-stage diode charge pump circuit using the pn-junction diodes as the charge transfer devices is shown in Fig. 1(a) . The charges are pushed from the power supply (VDD) to the output node ( ), stage by stage. Thus, the output voltage of the charge pump circuit can be pumped high. The voltage fluctuation of each pumping node can be expressed as (1) where is the voltage amplitude of the clock signals, is the pumping capacitance, is the parasitic capacitance at each pumping node, is output current, and is the clock frequency. If and are small enough and is large enough, and can be ignored from (1) . Because is usually with the same voltage level as the normal power supply voltage (VDD), the voltage fluctuation of each pumping node can be simply expressed as VDD (2) Hence, the output voltage of the four-stage charge pump circuit with diodes can be expressed as VDD (3) where is the cut-in voltage of the pn-junction diode. However, it is difficult to implement the fully independent diodes in the common silicon substrate. In other words, the charge pump circuit with diodes shown in Fig. 1(a) cannot be easily integrated into the standard CMOS process. Therefore, most charge pump circuits are based on the circuit proposed by Dickson [7] - [9] . Fig. 1(b) shows the four-stage Dickson charge pump circuit, where the diode-connected MOSFETs are used to transfer the charges from the present stage to the next stage. Thus, it can be easily integrated into standard CMOS processes. However, the voltage difference between the drain terminal and the source terminal of the diode-connected MOSFET is the threshold voltage when the diode-connected MOSFET is turned on. Therefore, 0018-9200/$20.00 © 2006 IEEE 
where denotes the threshold voltage of the diode-connected MOSFET . Traditionally, the bulk terminals of the diode-connected MOSFETs in the Dickson charge pump circuit are connected to ground (GND). The threshold voltage of the diode-connected MOSFET becomes larger due to the body effect when the voltage on each pumping node is pumped higher. Therefore, the pumping efficiency of the Dickson charge pump circuit is degraded by the body effect when the number of pumping stages is increased.
Several modified charge pump circuits based on the Dickson charge pump circuit were reported to enhance the pumping efficiency [10] - [18] . In the triple-well process, the floating-well technique [10] or the source-bulk connected devices were used to eliminate the body effect issue on the diode-connected MOSFETs in the Dickson charge pump circuit. But, the floating-well technique may generate substrate current in the floating-well devices to influence other circuits in the same chip. The source-bulk connected technique increases the parasitic capacitance at each pumping node due to the large bulk-to-well pn-junction capacitance, so the pumping capacitors have to be enlarged. The auxiliary MOSFETs used to dynamically control the body terminals of the diode-connected MOSFETs [11] may also generate the substrate current in the floating-well devices. Four-phase clock generator was applied in the charge pump circuits to improve pumping efficiency [12] - [15] , but the complex clock generator would consume more power. In [16] , [17] , an extra small charge pump circuit, which has more pumping stages than the main charge pump circuit, was used to control the main charge pump circuit, so the pumping efficiency of the main charge pump circuit can be enhanced. However, the charge pump circuits [16] , [17] occupy larger silicon area than others because of the extra charge pump circuits. In addition, the extra small charge pump circuit consumes extra power. In [18] , the charge sharing concept was used in the charge pump circuit to reduce the power consumption. However, the charge sharing concept requires the special clock generator. The four-stage charge pump circuit reported by Wu and Chang [19] is shown in Fig. 2(a) . The charge transfer switch (CTS) controlled by the dynamic control circuit in the Wu and Chang charge pump circuit is used to transfer the charges from the present stage to the next stage without suffering the limitation of threshold voltage. Fig. 2(b) shows the corresponding voltage waveforms of the four-stage Wu and Chang charge pump circuit. When the clock signal CLK is low and the clock signal CLKB is high during the time interval T1 in Fig. 2(b) , the voltage on node 1 is VDD and the voltage on node 2 is VDD. Because transistor MN1 is turned off and transistor MP1 is turned on, the charge transfer switch, MS1, can be completely turned on to transfer charges from the power supply (VDD) to node 1. During the time interval T2, the voltage on node 2 can be pumped as high as VDD to turn on transistor MN1 and to turn off transistor MP1. Thus, the charge transfer switch, MS1, can be completely turned off to prevent the charges back to the power supply (VDD). The operation of next stages in Wu and Chang's charge pump circuit is similar to that of the first stage. Because the CTSs can be completely turned on or turned off by the dynamic control circuits, the pumping efficiency has been enhanced with ideal output voltage of VDD. However, the output stage (MDO) of Wu and Chang's charge pump circuit is still a diode-connected MOSFET, so it also suffers the body effect issue. Besides, because the maximum voltage difference of each stage is VDD, all devices of Wu and Chang's charge pump circuit suffer the high-voltage overstress on their gate oxides. With the advanced CMOS processes, the thickness of the gate oxide becomes thinner so the operation voltage of transistor must be lowered due to the reliability issue [20] . Thus, the gate-oxide reliability issue [21] must be also considered into the design of charge pump circuits, especially in the low-voltage CMOS processes. In this paper, a new charge pump circuit that has better pumping efficiency but without the gate-oxide reliability issue in low-voltage processes is proposed [22] . The new proposed charge pump circuit has been successfully verified in a 0.35-m 3.3-V CMOS process.
II. NEW PROPOSED CHARGE PUMP CIRCUIT
The circuit and the corresponding voltage waveforms of the new proposed charge pump circuit with four stages are shown in Fig. 3 (a) and (b). To avoid the body effect, the bulks of the devices in the proposed charge pump circuit are recommended to be connected to their sources respectively if the given process provides the deep n-well layer. Clock signals CLK and CLKB are out-of-phase but with the amplitudes of VDD. As shown in Fig 
A. First Pumping Stage
As illustrated in Fig. 3(b) , the clock signal CLK is low and the clock signal CLKB is high during the time interval T1. At this moment, the voltage difference between node 1 and node 5 is VDD. Therefore, transistor MN1 is turned on to transfer the charges from the power supply (VDD) to node 1, but the transistor MN5 is turned off to cut off the path from node 5 back to the power supply. Similarly, becomes VDD during the time interval T2. Transistor MN1 is turned off to cut off the leakage path from node 1 back to the power supply, but the transistor MN5 is turned on to transfer the charges from the power supply to node 5.
B. Second and Third Pumping Stages
In the second stage, when the clock signal CLK is low and the clock signal CLKB is high during the time interval T1, and the voltage difference between node 2 and node 6 are VDD and VDD, respectively. Therefore, transistors MP5 and MN6 are turned on to transfer the charges from node 5 to node 6, but transistors MP1 and MN2 are turned off to cut off the path from node 2 back to node 1. Similarly, and are VDD and VDD during the time interval T2, respectively. Transistors MP5 and MN6 are turned off in order to cut off the path from node 6 back to node 5, but transistors MP1 and MN2 are turned on to transfer the charges from node 1 to node 2. The operation of the third pumping stage is similar to that of the second pumping stage.
C. Output Stage
As shown in Fig. 3(a) , the output nodes of braches A and B are connected together. When the clock signal CLK is low and the clock signal CLKB is high during the time interval T1, the voltage difference between node 4 and node 8 is VDD. Therefore, transistor MP4 is turned on to transfer the charges from node 4 to the output node, but transistor MP8 is turned off to cut off the path from the output node back to node 8. On the other hand, is VDD during the time interval T2. Hence, the transistor MP4 is turned off and the current path from the output node back to node 4 is cut off. In addition, the transistor MP8 is turned on to transfer the charges from node 8 to the output node.
As shown in Fig. 3(b) , the gate-source voltage ( ) and gatedrain voltage ( ) of all MOSFETs in the new proposed charge pump circuit do not exceed VDD. Thus, there is no high-voltage overstress on the gate oxide of the devices in the new proposed charge pump circuit.
III. VERIFICATIONS AND DISCUSSIONS

A. Simulations and Comparisons
A 0.18-m 1.8-V CMOS device model is used to verify the design of the new proposed charge pump circuit in HSPICE simulation. Fig. 4 shows the simulated voltage waveforms of the new proposed four-stage charge pump circuit with each pumping pumping capacitor of 1 pF and 5-A output current. The expected waveforms shown in Fig. 3(b) are similar to the simulated waveforms shown in Fig. 4 . Ideally, the output voltage of the new proposed four-stage charge pump circuit with 1.8-V power supply voltage VDD V should be as high as 9 V . However, due to the parasitic capacitance at each pumping node and the loading of the output current, the simulated output voltage of the new proposed charge pump circuit is around 8.39 V. Fig. 5 shows the simulated output voltages of the proposed charge pump circuit under different output currents and power supply voltages (VDD). When the output current is increased, the output voltages of the proposed charge pump circuit under different power supply voltages (VDD) are decreased. If the new proposed charge pump circuit only drives the capacitive load, the output voltages of the proposed charge pump circuit under branches The simulated output voltages of the Dickson charge pump circuit [7] , Wu and Chang's charge pump circuit [18] , and the new proposed charge pump circuit with different output currents are compared in Fig. 6 . Actually, the pumping capacitors of a charge pump circuit take a great part in silicon area. For fair comparison, the total pumping capacitors of these charge pump circuits must be equaled. Therefore, the pumping capacitors in the proposed charge pump circuit, in Wu and Chang's charge pump circuit, and in the Dickson charge pump circuit are set to 1 pF, 1.6 pF , and 2 pF , respectively. As shown in Fig. 6 , the output voltages of the proposed charge pump circuit with different output currents are much higher than those of other charge pump circuits. Especially, with the higher output current of 30 A, the proposed charge pump circuit still has the better pumping performance than others. Since the proposed charge pump circuit has two pumping branches pushing the charges to the output node alternately, the degradation of the output voltage is smaller while the output current increases. In addition, the MOSFET switches in the new proposed charge pump circuit are fully turned on to transfer the charges, but all MOSFET switches in the Dickson charge pump circuit and the output stage of Wu and Chang's charge pump circuit are diode-connected transistors, which have the threshold voltage drop problem. Thus, the proposed charge pump circuit has better pumping performance, as shown in Fig. 6 . Fig. 7 compares the simulated output voltages of the Dickson, Wu and Chang, and the new proposed charge pump circuits under different power supply voltages (VDD) without output current loading. As shown in Fig. 7 , the output voltages of these three charge pump circuits are degraded when the power supply voltage is decreased. However, the new proposed charge pump circuit still has higher output voltages under the lower power supply voltage because the proposed charge pump circuit has better pumping efficiency. Thus, the proposed charge pump cir- cuit is more suitable in low-voltage processes than the prior designs.
I E E E P r o o f
Branches A and B in the new proposed charge pump circuit can pump the output voltage alternately, but Wu and Chang's charge pump circuit and the Dickson charge pump circuit only pump the charges to the output node per clock cycle. The simulated output waveforms of these charge pump circuits with 20-A output current are shown in Fig. 8, where is the amplitude of the output voltage ripple. As shown in Fig. 8 , the output voltage ripple of the proposed charge pump circuit (0.116%) is much smaller than those of Wu and Chang's charge pump circuit (0.457%) and the Dickson charge pump circuit (0.762%). Therefore, the output voltage of the new proposed charge pump circuit is more stable than those of the other charge pump circuits. If the output voltage ripple is still large, a lowpass filter should be connected to the output node of the charge pump circuit to filter the voltage ripple [23] .
B. Silicon Verifications
In this work, two test chips have been fabricated in a 0.35-m 3.3-V CMOS process to verify the proposed charge pump cir-0.166% cuit. Fig. 9 shows the simulated output voltages of proposed charge pump with each pumping capacitor of 2 pF, the Dickson charge pump circuit with each pumping capacitor of 4 pF, and Wu and Chang's charge pump circuit with each pumping capacitor of 3.2 pF in the 0.35-m 3.3-V CMOS process. As shown in Fig. 9 , the proposed charge pump circuit has better pumping performance. The photographs of these two test chips are shown in Fig. 10(a) and (b) . These two test chips include the proposed four-stage charge pump circuit with each pumping capacitors of 2 pF, the proposed two-stage charge pump circuit with each pumping capacitor of 2 pF, Wu and Chang's four-stage charge pump circuit with each pumping capacitor of 2 pF, Wu and Chang's four-stage charge pump circuit with each pumping capacitor of 3.2 pF, the Dickson four-stage charge pump circuit with each pumping capacitor of 2 pF, the Dickson four-stage charge pump circuit with each pumping capacitor of 2 pF, the proposed four-stage charge pump circuit with each pumping capacitor of 4 pF, and the proposed three-stage charge pump circuit with each pumping capacitor of 2 pF. To drive capacitive load, the measured output voltage of the new proposed four-stage charge pump circuit with each pumping capacitor of 2 pF is around 8.8 V under 3.3-V power supply voltage VDD V . Fig. 11 shows the measured output voltages of the four-stage charge pump circuits with different output currents. The measured results in Fig. 11 is little lower than the simulated results in Fig. 9 because of the parasitic resistance and capacitance from the test chips, the bonding wires, and the packages. The parasitic resistance and capacitance may results in the overlapping clock signals, which will lower the pumping efficiency. However, similar to the simulation results, the proposed charge pump circuit has better pumping performance than others, as shown in Fig. 11 . Besides, the output voltage ( 9 V) of the proposed charge pump circuit is limited by the breakdown voltage of the parasitic drain-to-bulk pn-junction diode under the low output current. If the output voltage of the charge pump circuit is larger than the breakdown voltage of the pn-junction diode, the charges leak through this diode and the output voltage of the charge pump circuit is kept at the breakdown voltage. Fig. 12 compares the measured output voltages of the proposed two-stage, three-stage, and four-stage charge pump circuits with each pumping capacitor of 2 pF under 2-V power supply VDD V , respectively. Similarly, the measured output voltage of the proposed four-stage charge pump circuit in Fig. 12 is also limited by the breakdown voltage of the parasitic pn-junction diode at low output current.
C. Discussion
Gate-oxide reliability is a time-dependent issue [24] , [25] . The time period during the voltage overstress on the gate oxide is accumulated to induce the oxide breakdown. Hence, the DC stress is more harmful to the gate oxide than the short AC stress (transient stress). The diode-connected MOSFET in the Dickson charge pump circuit is used to transfer charges from the present stage to the next stage. When the diode-connected MOSFET is turned off to prevent the charges flowing back to the previous stage, the voltage across the gate oxide of the diode-connected MOSFET is around VDD , where is the threshold voltage of the diode-connected MOSFET. The diodeconnected MOSFET will suffer serious gate-oxide overstress, so the gate oxide of the diode-connected MOSFET may be damaged after operation. In Wu and Chang's charge pump circuit, not only these diode-connected MOSFETs but also the charge transfer switches (CTSs) and their control circuits will suffer serious high-voltage overstress on the gate oxide. In the proposed charge pump circuit, the gate-oxide reliability issue has been considered. The gate-to-source voltages ( ) and gate-to-drain voltages ( ) of devices in the proposed charge pump circuit do not exceed VDD whenever it is in the normal operation, start-up, or turn-off states. Therefore, the proposed charge pump circuit is better for applications in low-voltage CMOS processes.
As shown in Figs. 11 and 12 , the output voltage of the proposed charge pump circuit will be limited by the breakdown voltages of the parasitic pn-junctions. As the CMOS process is scaled down, the breakdown voltages of the parasitic pn-junctions become lower. Thus, the output voltage limitation of the charge pump circuit will become more serious. In [26] , the charge pump circuit is designed in the SOI process without the limitation of the breakdown voltages of the pn-junctions. However, the SOI process is more expensive than the bulk CMOS process. The charge pump circuit consisting of the polysilicon diodes, which is fully compatible to the standard bulk CMOS process, may be a good candidate to implement the charge pump circuit without the limitation of the breakdown voltages of the parasitic pn-junctions in the future [27] .
IV. CONCLUSION
A new charge pump circuit realized with only low-voltage devices without suffering the gate-oxide reliability issue has been presented. Because the charge transfer switches of the new proposed charge pump circuit can be fully turned on and turned off, as well as the output stage does not have the threshold drop problem, its pumping efficiency is higher than that of the prior designs. The gate-drain and the gate-source voltages of all devices in the proposed charge pump circuit do not exceed VDD, so the proposed charge pump circuit does not suffer the gate-oxide reliability problem. Two test chips have been implemented in a 0.35-m 3.3-V CMOS process. The experimental results have shown that the new proposed four-stage charge pump circuit with each pumping capacitor of 2 pF to drive the capacitive load is around 8.8 V under 3.3-V power supply VDD V . With the higher pumping gain and no overstress across the gate oxide, the new proposed charge pump circuit is more suitable for applications in low-voltage CMOS integrated circuits to generate the specified high voltage.
